Function uart_verilog 

pub fn uart_verilog() -> String

An 8N1 receiver and transmitter: the receiver samples each bit at its middle and raises valid for one cycle with a byte whose stop bit held; the transmitter sends data when go is raised while it is idle.