pub fn vector_verilog() -> String
Every vector-unit module, with the f32 multiply and add they are built from.