pub fn ram_verilog(widths: &[usize]) -> String
The memory modules for the widths widths (each a whole number of bytes), each asking for the block RAM its depth fills.
widths