pub fn parse_verilog_module(src: &str) -> Result<RtlModule, RtlParseError>Expand description
Parse a Verilog module declaration and extract its structure.
pub fn parse_verilog_module(src: &str) -> Result<RtlModule, RtlParseError>Parse a Verilog module declaration and extract its structure.