pub fn loop_cell_delay(cell: &LoopCell, mul_bits: Option<u32>) -> f64
The logic depth of one body tile in the pipelined loop’s stage budget, in units of a 64-bit add.