pub fn k7_ddr2_ctrl_verilog() -> String
ddr2_ctrl as the K7 bench builds, synthesises and drives it: the LOGOS DDR2 controller at the K7 part’s table, burst length 8.
ddr2_ctrl