pub fn is_verilog(content: &str) -> bool
Whether the editor holds Verilog: a line that opens a module, or an endmodule — known from the first line of a module being written, before kind_of can call it finished Verilog.
module
endmodule
kind_of