pub fn circuit_to_verilog(circuit: &Circuit) -> String
Generate Verilog RTL from a synthesized circuit.