Function pipe_verilog 

pub fn pipe_verilog() -> &'static str

logos_pipe, a stream through one register for a path a floorplan stretches across the device: each word taken leaves a clock or more later, in order, a word a clock while the far side takes them, the near side’s ready a register.