pub fn modules_numbered(verilog: &str, prefixes: &[&str]) -> Vec<String>Expand description
The modules verilog defines whose names are one of prefixes and a number, in order of definition: the family a
generator writes one module of per width, to name as boxes.