pub fn emit_systolic_pipelined_verilog_bits( name: &str, sys: &Systolic, bits: u32, ) -> String
Emit the pipelined weight-stationary array at precision bits with a full (64-bit) accumulator.
bits