pub const ACC_BITS_FULL: u32 = 64;Expand description
Default accumulator width — 64-bit, so emit_systolic_pipelined_verilog_bits is bit-identical to the
i64 model for EVERY input. Real int8 MXUs (and the taped tiles) use a narrower ACC_BITS_MXU accumulator.