pub fn synthesize( verilog: &str, top: &str, params: &[(&str, &str)], ) -> Result<Netlist, NetlistError>
Synthesize top of verilog with params set into an and-inverter graph, every undefined bit a free input.
top
verilog
params