pub fn emit_keccak_core_verilog() -> String
Emit the clocked iterative core: start latches s_in, then one round/cycle for 24 cycles applying RC[round]; done pulses with s_out = the permutation result.
start
s_in
RC[round]
done
s_out