Skip to main content

emit_keccak_core_verilog

Function emit_keccak_core_verilog 

Source
pub fn emit_keccak_core_verilog() -> String
Expand description

Emit the clocked iterative core: start latches s_in, then one round/cycle for 24 cycles applying RC[round]; done pulses with s_out = the permutation result.