pub fn fmul_verilog(module: &str, s: &Semantics) -> String
A combinational binary32 multiply under s, ports a, b, y.
s
a
b
y