pub fn hard_verilog_ce(
op: Op,
module: &str,
block: &Block,
latency: usize,
) -> Result<String, HardError>Expand description
The wrapper module for the block’s op at latency steps, every register (the block’s and the pads) stepping
where step_en, as the engine’s enabled cores step.