Function emit_decision_fabric_verilog 

pub fn emit_decision_fabric_verilog(name: &str, df: &DecisionFabric) -> String

Emit the decision as a fixed COMBINATIONAL dataflow circuit — one wire per SSA cell, arith and predicated-select tiles, no clock. 64-bit so its wrapping arithmetic is bit-identical to the VM.