pub fn generate_controller(it: &Intersection, plan: &PhasePlan) -> StringExpand description
Generate a synthesizable Verilog controller (one 1-bit mvN register per movement, a phase
counter) whose conflict-freedom is provable by prove_invariant.